


CAPÍTULO 5

CIRCUITOS LÓGICOS SEQUENCIAIS


Oscar C. Gouveia Filho
Departamento de Engenharia Elétrica
UFPR

URL: www.eletrica.ufpr.br/ogouveia
E-mail: ogouveia@eletrica.ufpr.br

CIRCUITOS LÓGICOS COMBINACIONAIS E SEQUENCIAIS




(a) Combinational




(b) Sequential

Exemplo de Circuito Sequencial

Máquina de Estados





Temporização para circuitos sequenciais




Mínimo período de Clock

$$T \geq t_{c-q} + t_{plogic} + t_{su}$$


Latches



Flip-Flop SR



(a) Schematic diagram




(b) Logic symbol

S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
1	0	1	0
0	1	0	1
1	1	0	0



Forbidden State

(c) Characteristic table


Flip-Flop SR CMOS com clock



Dimensionamento




Atraso de propagação




Latches baseados em multiplexadores (flip-flop tipo D)

Latch negativo




$$Q = \overline{Clk} \cdot Q + Clk \cdot In$$

Latch positivo





$$Q = Clk \cdot Q + \overline{Clk} \cdot In$$


Implementação com portas de transmissão




Implementação usando apenas NMOS




Flip-Flop D Mestre-Escravo








Implementação





Reduzindo a carga sobre o clock




Clock não ideal





Clocks não sobrepostos



Geração de duas fases de Clock não sobrepostas





Flip-Flops Dinâmicos




Flip-Flop Dinâmico Insensível à sobreposição do clock

C²MOS





(a) (0-0) overlap



(b) (1-1) overlap